







Instytut Elektroniki Politechniki Lodzkiej Wolczanska 223, 90-924 Lodz, Poland Office: 205 http: http://www.eletel.p.lodz.pl/~pms/ email: pms@p.lodz.pl tel. +4842 631 2638























































WinAVR		
Unitedation Wife Wife Wife Wife Wife Wife Wife Wife	C:\WinAVR\avr\bin	
avr-da exe avr-da exe avr-db; opy-exe avr-db; opy-exe avr-db; opy-exe avr-db; opy-exe avr-db; opy-exe avr-db; opy-exe avr-db; exe avr-db;	Adres C:VWrAVR/Utils/bin Prezid: ansi2km.exe dc.exe fromdos.exe Is.exe prin basenane.exe dd.exe fromdos.exe Is.exe prin bbc.exe dd.exe gclp.exe make.exc prix bbcon.haiy dff.exe gclp.exe make.exc prix bbion.haiy dff.exe gclp.exe make.exc ma bbion.inaip dfc.ofors.exe grape.exe make.exc ma bburaip.2.exe dframe.exe grape.exe make.exc ma bburaip.2.exe dframe.exe grape.exe make.exc md bbroal.exe grape.exe make.exe ddi ddi bbroal.exe grape.exe madot.exe ddi ddi bbroal.exe grape.exe madot.exe ddi ddi ddi bbroal.exe grape.exe madot.exe ddi ddi ddi ddi bbroal.exe exe mkdi.exe sed cdi sed cdi sed ddi ddi ddi ddi	






























































































Binary System Alphanumerics and texts		
American Standard Code for Information Interchange (ASCII) is the numerical representation of an alphanumeric (e.g.: 'a ', '5' or '#') or an action of some sort. ASCII was published in 1963 (uppercase letters defined) and in 1967.		
Dec HxOct Char	Dec Hx Oct Html Chr Dec Hx Oct Html Chr Dec Hx Oct Html Chr	
<pre>0 0 000 NUL (null) 1 001 SOP (start of heading) 2 2002 STX (start of text) 3 3003 ETX (end of text) 4 4004 EDT (end of text) 5 5005 EUX (end nitext) 6 6006 ACK (acknowledge) 7 7007 EEL (bell) 9 9 011 TAB (horizontal tab) 10 A 012 LF (NL ine feed, new line) 11 B 013 VT (vertical tab) 12 C 014 FF (NL form feed, new line) 13 D 015 CR (carriage return) 14 E 016 30 (shift tut) 15 F 017 ST (shift in) 16 10 020 DLE (data link escape) 17 11 021 DC1 (device control 1) 18 013 2023 DC3 (device control 3) 20 14 024 (device control 3) 20 14 024 (device control 3) 20 14 024 DC4 (device control 3) 20 14 024 DC4 (device control 4) 21 15 023 DC3 (device control 3) 20 14 024 DC4 (device control 4) 21 15 025 NAK (negative acknowledge) 22 16 226 SNAK (negative acknowledge) 23 17 027 ETB (end of trans. block) 24 18 030 CLA (cancel) 25 19 031 EM (end of medium) 26 1A 032 SCG (supertor) 28 1D 035 CS (group separator) 30 1E 036 ES (gro</pre>	32 20 40 α 4/32; Posce 64 40 100 α 4/64; 09 66 60 140 α 4/96; ' 34 22 042 α 4/33; ' 66 42 102 α 4/65; A 97 61 141 α 4/97; a 34 22 042 α 4/34; ' 66 42 102 α 4/65; A 97 61 141 α 4/97; a 36 24 044 α 4/35; f 66 42 102 α 4/65; P 98 62 142 α 4/98; b 36 24 044 α 4/35; f 66 42 102 α 4/65; P 101 63 143 α 4/99; c 36 24 044 α 4/35; f 68 44 104 α 4/58; P 101 63 143 α 4/99; c 37 20 44 α 4/37; f 86 44 104 α 4/58; P 101 63 143 α 4/99; c 37 20 44 α 4/37; f 87 20 44 α 4/37; f 102 65 145 α 4/10; c 102 65 145 α 4/10; c 104 104 α 4/76; I 105 66 153 α 4/105; i 17 44 111 α 4/76; I 106 66 153 α 4/105; i 17 44 111 α 4/76; I 106 66 153 α 4/105; i 17 44 111 α 4/76; I 106 66 154 α 4/106; i 17 40 115 α 4/76; I 106 66 154 α 4/106; i 17 40 115 α 4/76; I 106 66 154 α 4/106; i 17 40 115 α 4/76; I 106 66 154 α 4/106; i 17 40 15 α 4/76; I 107 69 155 α 4/107; k 17 40 115 α 4/77; K 109 60 155 α 4/10; i 17 7 40 115 α 4/77; K 109 60 155 α 4/10; i 17 7 40 115 α 4/77; K 109 60 155 α 4/10; i 17 7 40 115 α 4/77; K 109 60 155 α 4/10; i 17 7 40 115 α 4/77; K 109 60 155 α 4/10; i 17 7 40 116 α 4/11; i 47 2V 057 α 4/47; i 18 51 12 α 4/76; I 10 7 160 α 4/11; j 18 51 22 α 4/24; i 19 7 160 α 4/11; j 10 50 65 α 4/13; j 10 51 22 α 4/24; I 10 7 160 α 4/11; j 10 53 α 50 55 α 4/557 7 10 57 55 55 155 55 25 12 22 α 4/24; F 11 47 7 160 α 4/11; j 10 50 66 α 4/11; j 10 50 66 α 4/11; j 10 50 66 α 4/11; j 10 7 166 α 4/11; j 10 7 167 α 4/11; j 10 7 107 α 4/12; j 1	
31 1F 037 US (unit separator)	63 3F 077 «#63; ? 95 5F 137 «#95; 127 7F 177 «#127; DEL Source: www.LookupTables.com	





























Computer Architecture


The term von Neumann architecture refers to a computer design model that uses a <u>single</u> <u>storage structure to hold both instructions and data</u>. The term von Neumann machine can be used to describe such a computer, but that term has other meanings as well. The separation of storage from the processing unit is implicit in the von Neumann architecture.


The term Harvard architecture originally referred to computer architectures that used physically <u>separate storage and signal pathways for their instructions and data</u> (in contrast to the von Neumann architecture). The term originated from the <u>Harvard Mark I</u> relay-based computer, which stored instructions on punched tape (24-bits wide) and data in relay latches (23-digits wide).


Memory can be made much faster, but only at high cost. The solution then is to provide a small amount of <u>very fast memory</u> known as a <u>cache</u>. As long as the memory that the CPU needs is in the cache, the performance hit is much smaller than it is when the cache has to turn around and get the data from the main memory. Tuning the cache is an important aspect of computer design. Modern high performance CPU chip designs incorporate aspects of both Harvard and von Neumann architecture. On chip <u>cache memory</u> is divided into an instruction cache and a data cache. Harvard architecture is used as the CPU accesses the cache. In the case of a cache miss, however, the data is retrieved from the <u>main memory</u>, which is not divided into separate instruction and data sections. Thus a von Neumann architecture is used for off chip memory access.


(Wikipedia)

























Computer Architecture


Communication with I/O Devices





Memory-mapped I/O uses the same bus to address both memory and I/O devices, and the CPU instructions used to read and write to memory are also used in accessing I/O devices. In order to accommodate the I/O devices, areas of CPU addressable space must be reserved for I/O rather than memory. The I/O devices monitor the CPU's address bus and respond to any CPU access of their assigned address space, mapping the address to their hardware registers.


Port-mapped I/O uses a special class of CPU instructions specifically for performing I/O. This is generally found on Intel microprocessors, specifically the IN and OUT instructions which can read and write a single byte to an I/O device. I/O devices have a separate address space from general memory, either accomplished by an extra "I/O" pin on the CPU's physical interface, or an entire bus dedicated to I/O. (Wikipedia)





















Interrupt system of ATMega 128










CPUs Some Definitions





CPUs Instruction Pipeline An instruction pipeline is a technology used to enhance microprocessors performance. Pipelining greatly improves throughput at a small cost in latency. Execution of CPU instruction consist of a number of steps: -Read the next instruction -Read the operands, if any -Execute the instruction -Write the results back out Non-pipelined processors did only one instruction at a time. Since each step of an instruction is performed by a different piece of hardware, the CPU may start executing the next instruction before accomplishing the previous one.











Assembly Programming

Assembly Language

Assembly language or simply assembly is a human-readable notation for the machine language that a specific computer architecture uses. Machine language, a pattern of bits encoding machine operations, is made readable by replacing the raw values with symbols called mnemonics.

An assembler is a computer program for translating assembly language — essentially, a mnemonic representation of machine language — into object code. A cross assembler (see cross compiler) produces code for one type of processor, but runs on another.

Every computer architecture has its own machine language, and therefore its own assembly language. Computers differ by the number and type of operations that they support. They may also have different sizes and numbers of registers, and different representations of data types in storage. While all generalpurpose computers are able to carry out essentially the same functionality, the way they do it differs, and the corresponding assembly language must reflect these differences.

Transforming assembly into machine language is accomplished by an assembler, and the reverse by a disassembler. Unlike in high-level languages, there is usually a 1-to-1 correspondence between simple assembly statements and machine language instructions.


(Wikipedia)


•Arithmetic an •Branch Instru •Data Transfe •Bit and Bit Te •MCU Control	nd Logic uctions er Instruc	Instructions		U		(ATMEL)
	Mnemonics	Operands	Description	Operation	Flags	#Clocks
	ARITHMETIC AND	LOGIC INSTRUCTIO	NS			
	ADD	Rd, Rr	Add two Registers	Rd ← Rd + Rr	Z,C,N,V,H	1
	ADC	Rd, Rr	Add with Carry two Registers	Rd ← Rd + Rr + C	Z,C,N,V,H	1
	ADIW	RdI,K	Add Immediate to Word	Rdh:RdI ← Rdh:RdI + K	Z,C,N,V,S	2
			O A MARKET Development	01.01.0	Z.C.N.V.H	1
	SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr		
	SUB SUBI	Rd, Rr Rd, K	Subtract two Hegisters Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
	SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
	SUBI SBC	Rd, K Rd, Rr	Subtract Constant from Register Subtract with Carry two Registers	Rd ← Rd - K Rd ← Rd - Rr - C	Z,C,N,V,H Z,C,N,V,H	1
	SUBI SBC SBCI	Rd, K Rd, Rr Rd, K	Subtract Constant from Register Subtract with Carry two Registers Subtract with Carry Constant from Reg.	Rd ← Rd - K Rd ← Rd - Rr - C Rd ← Rd - K - C	Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H	1 1 1
	SUBI SBC SBCI SBIW AND AND	Rd, K Rd, Rr Rd, K Rdl, K Rd, Rr Rd, K	Subtract Constant from Register Subtract with Carry two Registers Subtract with Carry Constant from Reg. Subtract Immediate from Word Logical AND Registers Logical AND Register and Constant	$\label{eq:rescaled} \begin{array}{l} \operatorname{Rd} \leftarrow \operatorname{Rd} \cdot K \\ \operatorname{Rd} \leftarrow \operatorname{Rd} \cdot Rr \cdot C \\ \operatorname{Rd} \leftarrow \operatorname{Rd} \cdot Kr \cdot C \\ \operatorname{Rd} \leftarrow \operatorname{Rd} \cdot Rr \cdot C \\ \operatorname{Rd} \leftarrow \operatorname{Rd} \cdot \operatorname{Rd} \cdot Rr \\ \operatorname{Rd} \leftarrow \operatorname{Rd} \cdot \operatorname{Rr} \\ \operatorname{Rd} \leftarrow \operatorname{Rd} \cdot K \end{array}$	Z.C.N.V.H Z.C.N.V.H Z.C.N.V.H Z.C.N.V.S Z.N.V Z.N.V Z.N.V	1 1 2 1 1 1
	SUBI SBC SBCI SBIW AND ANDI OR	Rd, K Rd, Rr Rd, K Rd, K Rd, Rr Rd, Rr Rd, K Rd, Rr	Subtract Constaint from Register Subtract with Carry teo Registers Subtract with Carry Constant from Reg. Subtract Immediate from Word Logical AND Registers Logical AND Registers Logical AND Registers	Rd ← Rd - K Rd ← Rd - K - Rr - C Rd ← Rd - K - C Rdt-Rd ← Rdt-Rd - K Rd ← Rd - K Rd ← Rd - K Rd ← Rd v Rr	Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,S Z,N,V Z,N,V Z,N,V Z,N,V	1 1 1 2 1
	SUBI SBC SBCI SBIW AND ANDI OR ORI	Rd, K Rd, Rr Rd, K Rd, K Rd, Rr Rd, R Rd, R Rd, K	Subtract Constant from Register Subtract With Carry two Registers Subtract With Carry two Registers Subtract Immediate from Word Logical AND Registers Logical AND Register and Constant Logical OR Registers Logical OR Registers and Constant	Rd ← Rd - K Rd ← Rd - Rr + C Rd ← Rd - K + C Rd ← Rd + K + C Rd ← Rd + Rr Rd ← Rd + Rr Rd ← Rd + K Rd ← Rd + K Rd ← Rd + Rr Rd ← Rd + K Rd ← Rd + K	Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,S Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V	1 1 2 1 1 1 1 1
	SUBI SBCI SBW AND AND OR ORI EOR	Rd, K Rd, Rr Rd, K Rd, K Rd, K Rd, Rr Rd, K Rd, Rr Rd, Rr Rd, Rr Rd, Rr	Subtract Constant from Register Subtract Who Carry Constant from Reg. Subtract Who Carry Constant from Reg. Subtract Immediate from Word Logical AND Register Logical AND Register Logical CAR Degister Logical CAR Degister and Constant Logical CAR Register and Constant Logical CAR Register and Constant Logical CAR Register and Constant	$\label{eq:response} \begin{array}{l} Rd \leftarrow Rd + K \\ Rd + Rd + Rd + Rd - Rd \\ Rd + Rd + Rd + Rd + Rd \\ Rd + Rd + Rd + Rd \\ Rd + Rd V R \\ Rd + Rd V R \\ Rd + Rd V R \end{array}$	Z.C.N.V.H Z.C.N.V.H Z.C.N.V.H Z.C.N.V.S Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V	1 1 2 1 1 1 1 1 1
	SUBI SBC SBCI SBIW AND AND OR OR OR EOR COM	Rd, K Rd, Rr Rd, K Rd, Rr Rd, Rr Rd, Rr Rd, K	Subtract from Fragiliter Subtract with Carry Kon Regiliters Subtract with Carry Constant from Reg. Subtract Immediates from Word Logical AND Registers Logical AND Register and Constant Logical CAR Degister and Constant Logical CAR Degister and Constant Exclusive CAR Registers Constant Carry Constant Exclusive CAR Registers	Rd ← Rd + K Rd ← Rd + Rr - C Rd ← Rd + K - C Rd ← Rd + Rd + Rd + Rd Rd ← Rd + Rd + Rd Rd ← Rd + Rd + K Rd ← Rd + Rd + K Rd ← Rd + Rd + K Rd ← Rd + Rd + Rd Rd ← Rd + Rd	Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,S Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V	1 1 1 2 1 1 1 1 1 1 1
	SUBI SBC SBCI SBW AND OR OR OR CR COM NEG	Rd, K Rd, Rr Rd, K Rd, K Rd, Rr Rd Rd Rd	Subtract Constant from Register Subtract with Curry Constant from Reg. Subtract with Curry Constant from Reg. Subtract Immediate from World Logical AND Register Logical AND Register and Constant Logical CR Register and Constant Logical CR Register and Constant Exclusive CR Registers Exclusive CR Registers Constant Complement Two's Complement	Rd = - Rd - K Rd = - Rd - K Rd = - Rd - K Rd = - Rd - Rd - K Rd = - Rd = - Rd Rd = - Rd = - Rd Rd = - Rd = K	Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,S Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,C,N,V Z,C,N,V Z,C,N,V,H	1 1 2 1 1 1 1 1 1 1 1 1
	SUBI SBC SBCI SBIW AND OR OR EOR COM EGR SBR	Rd, K Rd, Rr Rd, K Rd, K Rd, Rr Rd, K Rd, Rr Rd, K Rd, K Rd, K Rd, K Rd, K Rd, Rr Rd, K Rd, K Rd, K Rd	Subtract Win Caronators from Register Subtract with Carry Constant from Reg. Subtract with Carry Constant from Reg. Subtract Immediates from World Logical AND Registers Logical AND Register and Constant Logical CAR Degister and Constant Logical CAR Degister and Constant Exclusive OR Register Own's Complement Two's Complement See Effolj in Register	Rd = - Rd = K Rd = - Rd = R - C Rd = - Rd = R - C Rd = - Rd = Rd = - Rd = Rd Rd = - Rd = Rd = Rd	Z.C.N.V.H Z.C.N.V.H Z.C.N.V.H Z.C.N.V.S Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V Z.C.N.V Z.C.N.V.H Z.N.V	1 1 2 1 1 1 1 1 1 1 1 1 1 1
	SUBI SBC SBCI SBW AND OR OR OR OR COR COM NEG SBR CBR	Rd, K Rd, Rr Rd, Rr Rd, K Rd, Rr Rd Rd, K	Settrat Constant from Register Settrat with Carry Constant from Reg. Settrat with Carry Constant from Reg. Settrat Innewise from Word Logical AND Registers Logical AND Register and Constant Logical CA Register and Constant Logical CA Register and Constant Exclusive CA Registers Exclusive CA Registers Const Complement Tenvis Complement Set Bito) in Register Coartis Complement	Rg = Rd - K Rg = Rd - K - C Rg = Rd - K - C Rg = Rd - K - C Rg = Rd - Rg = Rg Rd = Rd - Rg = Rg Rd = Rg v K	Z.C.N.V.H Z.C.N.V.H Z.C.N.V.H Z.C.N.V.S Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V Z.C.N V Z.C.N V Z.C.N.V.H Z.N.V Z.N.V Z.N.V Z.N.V	1 1 2 1 1 1 1 1 1 1 1 1 1 1 1
	SUBI SBC SBCI SBW AND OR OR COR EOR COM NEG SBR CBR INC	Rd, K Rd, Rr Rd, K Rd, K Rd, Rr Rd, Rr Rd, Rr Rd, Rr Rd, Rr Rd, Rr Rd	Subtract from Register Subtract with Carry too Registers Subtract with Carry Constant from Reg. Subtract time/data from Word Logical AND Registers Logical AND Register and Constant Logical CAR Register and Constant Logical CAR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bf(b) in Register Incomment	Rd = - Rd = K Rd = - Rd = R - C Rd = - Rd = R - C Rd = - Rd = Rd = R Rd = - Rd = Rd = R Rd = - Rd = Rd = R Rd = - Rd = R	Z.C.N.V.H Z.C.N.V.H Z.C.N.V.H Z.C.N.V.S Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V Z.C.N.V Z.C.N.V.H Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V	1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	SUBI SBC SBCI SBW AND AND ORI OR OR CBR CBR INC DEC	Pid, K Pid, Rr Pid, K Pid, Rr Pid, Rr Pid, Rr Pid, Rr Pid, Rr Pid Pid Pid, R Pid, K Pid Pid	Skitnet Constant from Register Skitnet with Carry Constant from Reg. Skitnet with Carry Constant from Reg. Skitnet Innewiske from Word Logical AND Registers Logical AND Register and Constant Logical AND Register and Constant Logical CA Register and Constant Logical CA Register and Constant Exclusive CA Registers Exclusive CA Registers Const Complement Set Bito) Register Gest Bito) Register Cost Complement Set Bito) Register December Increment December	Bit = Bit - K Bit = Bit - K - C Bit = Bit - HiR-Bit - K Bit = Bit - HiR-Bit - K Bit = Bit -	Z.C.N.V.H Z.C.N.V.H Z.C.N.V.H Z.C.N.V.S Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V Z.C.N.V Z.C.N.V Z.C.N.V Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V	1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	SUBI SBC SBCI SBCI SBW AND AND OR OR CR COR SBR SBR SBR CBR INC DEC TST	Pid, K Pid, Pir Pid, K Pid, K Pid, K Pid, Rr Pid	Subtract domains from Register Subtract with Carry too Registres Subtract with Carry Constant from Reg. Subtract Immediates from Word Logical AND Registers Logical AND Register and Constant Logical OR Register and Constant Logical OR Register and Constant Exclusive OR Registers Const Scongenerant Two's Complement Sel Bf(b) in Register Incomment Decement Decement Decement Decement	Rd = - Rd = K Rd = - Rd = R - C Rd = - Rd = Rr Rd = - Rd = Rd = R Rd = - Rd = Rd = Rd Rd = - Rd = 1 Rd = - Rd = 1 Rd = - Rd = Rd	Z.C.N.V,H Z.C.N.V,H Z.C.N.V,H Z.C.N.V,S Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V Z.C.N.V Z.C.N.V Z.C.N.V,H Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V	1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	SUBI SBC SBCI SBCI SBCI SBCI SBC SBC SBC AND AND AND AND AND AND AND CRI ECOR COM NEG SBR CBR INC DEC TST CLR	Ped, K Ped, Pr Ped, K Ped, K Ped, K Ped, Fr Ped, K Ped, Fr Ped, K Ped, Fr Ped, K Ped Ped Ped Ped Ped Ped Ped Ped Ped	Subtract Win Carry from Register Subtract with Carry Constant from Reg. Subtract with Carry Constant from Reg. Subtract time/delite from Word Logical AND Registers Logical AND Registers and Constant Logical CAR Degisters and Constant Logical CAR Degisters Logical CAR Degisters Logical CAR Degisters Logical CAR Degisters Constant Set Birls Set Birls Carry Comparison Set Birls Set Birls Decement Test for Zaro or Minus Clear Birls in Decement Test for Zaro or Minus	Rd = Rd = K Rd = Rd = R	2.C.N.V,H 2.C.N.V,H 2.C.N.V,H 2.C.N.V,S 2.N.V 2.N.V 2.N.V 2.N.V 2.C.N.V 2.C.N.V 2.C.N.V 2.N.V	1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	SUBI SBC SBCI SBR COR CBR INC DEC DEC TST CLR SER	Ped, K Ped, Pr Ped, K Ped	Subtract Work and Constant from Register Subtract with Carry Constant from Reg. Subtract with Carry Constant from Reg. Subtract Immediates from Word Logical AND Registers Logical AND Register and Constant Logical OR Register and Constant Logical OR Register and Constant Logical OR Registers Logical OR Registers Cost Statistics of Registers Cost Statistics of Registers Case Statistics of Registers Incomment Decement Decement Test for Zaro or Minus Case Tagister Statistics or Minus	Ř.9. – K.4. Ř.9. – K.4. Ř.9. – K.4. – K.2. Ř.9. – K.4. – Andr.R.4. Ř.9. – K.4. – Andr.R.4. Ř.9. – K.4. – Andr.R.4. Ř.9. – K.4. – K.4. Ř.4. – K.4. – L. Ř.4. – K.4. – R.4. – R.4. Ř.4. – K.4. – K.4. – R.4. Ř.4. – K.4. – K.4. – K.4. Ř.4. – K.4. – K.4. – K.4. Ř.4. – K.4. – K.4. – K.4.	Z.C.N.V.H Z.C.N.V.H Z.C.N.V.H Z.N.V.S Z.N.V None	1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	SUBI SBC SBCI SBW AND AND AND COR SER MUL	Pid, K Pid Pid	Subtract Win Carry too Register Subtract with Carry Constant from Reg. Subtract with Carry Constant from Reg. Subtract tembodies from Word Logical AND Registers Logical AND Registers and Constant Logical CAP Registers and Constant Logical CAP Registers Constant Constant Section OF Registers Const Scongenorement Set Biolo In Register Const Scongenorement Set Biolo In Register Decrement Decrement Decrement Test for Zaro or Minus Cellar Register Set Register Set Register	Rd = Rd = K Rd = Rd = R Rd = Rd = R Rd = Rd = Rd = Rd Rd = Rd = Rd = Rd = Rd	Z.C.N.VH Z.C.N.VH Z.C.N.VS Z.C.N.VS Z.N.V Z.N.V Z.N.V Z.N.V Z.N.V Z.C.N.V Z.C.N.V Z.	1 1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	SUBI SBC SBC SBC SBW AND SBW AND CPI COR COR COR COR CBR DEC TST CLR SER MUL	Rd, K Rd, Fr Rd, Fr Rd, K Rd, Fr Rd, Fr Rd, Fr Rd, Fr Rd, K Rd, Fr Rd, K Rd, R Rd Rd, Fr	Subtract from Register Subtract with Curry Kon Register Subtract with Curry Constant from Reg. Subtract throm Guide from Word Logical AND Registers Logical AND Register and Constant Logical CH Register and Constant Set Bits) in Register Cales afflity in Register Decement Test for Zaro or Minus Cales Register Kenter Multipy Unsigned	Bit = Ad - K Bit = Ad - Rr - C Bit = Ad - Rr - C Bit = Ad - Rr - C Bit = Ad - Rr - Ad - Rr Bit = Bd - Rd - R Bit = Bd - Rd - 1 Bit = Bit Rd Rd - Rd - R Rit = Bit Rd Rd Rd - R Rit = Bit Rd	Z.C.N.V.H Z.C.N.V.H Z.C.N.V.S Z.C.N.V.S Z.N.V Z.Z.Z.Z.Z.Z.Z.Z.Z.Z.Z.Z.Z.Z.Z.Z.Z.Z.Z	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	SUBI SBC SBCI SBW AND AND AND COR SER MUL MULS	Pid, K Pid Pid, Pir Pid, Pir Pid, Pir Pid, Pir	Subtract Von Carolanter from Register Subtract with Carry Constant from Reg. Subtract with Carry Constant from Reg. Subtract term debutes from Word Logical AND Registers Logical AND Registers and Constant Logical CAR Registers and Constant Logical CAR Registers and Constant Logical CAR Registers and Constant Exclusive CAR Registers Const Complement Twe's Complement Best Bholj in Registers Logical CAR Registers Descriment Test Scarpes Anterna Set Register Mathyn Usagend Mathyn Signed Mathyn Signed	Rd = Rd = K Rd = Rd = K - C Rd = Rd = K - C Rd = Rd = Rd = Rd = K Rd = Rd = Rd = Rd = K Rd = Rd VR Rd = Rd = I Rd = Rd = Rd = I Rd = Rd = Rd = I Rd = Rd = Rd = Rd = I Rd = Rd = Rd = Rd = Rd = I Rd = Rd = Rd = Rd = Rd = Rd = I	Z.C.N.WH Z.C.N.WH Z.C.N.W.S Z.C.N.W.S Z.N.W Z.N.W Z.N.W Z.N.W Z.N.W Z.N.W Z.N.W Z.N.W Z.N.W Z.N.W Z.N.W Z.N.W Z.N.W Z.N.W Z.N.W Z.N.W Z.N.V Z.O.Z.Z.Z.V Z.N.V Z.N.V Z.N.V Z.O.Z.Z.Z.Z.Z.Z.Z.Z.Z.Z.Z.Z.Z.Z.Z.Z.Z.Z	1 1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1
	SUBI SBC SBC SBC SBW AND SBW AND CPI COR COR COR COR CBR DEC TST CLR SER MUL	Rd, K Rd, Fr Rd, Fr Rd, K Rd, Fr Rd, Fr Rd, Fr Rd, Fr Rd, K Rd, Fr Rd, K Rd, R Rd Rd, Fr	Subtract from Register Subtract with Curry Kon Register Subtract with Curry Constant from Reg. Subtract throm Guide from Word Logical AND Registers Logical AND Register and Constant Logical CH Register and Constant Set Bits) in Register Cales afflity in Register Decement Test for Zaro or Minus Cales Register Kenter Multipy Unsigned	Bit = Ad - K Bit = Ad - Rr - C Bit = Ad - Rr - C Bit = Ad - Rr - C Bit = Ad - Rr - Ad - Rr Bit = Bd - Rd - R Bit = Bd - Rd - 1 Bit = Bit Rd Rd - Rd - R Rit = Bit Rd Rd Rd - R Rit = Bit Rd	Z.C.N.V.H Z.C.N.V.H Z.C.N.V.S Z.C.N.V.S Z.N.V Z.Z.Z.Z.Z.Z.Z.Z.Z.Z.Z.Z.Z.Z.Z.Z.Z.Z.Z	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1


Assembly Programming Instruction Groups						
•Autometic and	u Logic	, mouru	CUOIIS			
•Branch Instru	ctions	(lumns				
Diancii ilistiu	Clions	Jumpa			(4	ATMEL)
 Data Transfer 	Inate	ali a				
		CTIONS				
Dit and Dit To	RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
 Bit and Bit Te 	IJMP	1.	Indirect Jump to (Z)	PC ← Z	None	2
	JMP	k	Direct Jump	PC ← k	None	3
 MCU Control 	RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3
	CALL	k	Indirect Call to (Z) Direct Subroutine Call	PC ← Z PC ← k	None	3
	RET	ĸ	Subroutine Return	$PC \leftarrow R$ $PC \leftarrow STACK$	None	4
	RETI	-	Interrupt Return	PC ← STACK PC ← STACK	None	4
	CPSE	Bd.Br	Compare, Skip If Equal	If (Bd = Br) PC + PC + 2 or 3	None	1/2/3
	CP	Rd,Rr	Compare	Rd - Rr	Z. N.V.C.H	1/2/3
	CPC	Bd.Br	Compare with Carry	Rd - Br - C	Z. N.V.C.H	1
	CPI	Bd.K	Compare Register with Immediate	Bd - K	Z. N.V.C.H	1
	SBRC	Br. b	Skip if Bit in Register Cleared	If (Rn(b)=0) PC ← PC + 2 or 3	None	1/2/3
	SBRS	Rr, b	Skip if Bit in Register is Set	If (Rn(b)=1) PC ← PC + 2 or 3	None	1/2/3
	SBIC	P, b	Skip if Bit in VO Register Cleared	if (P(b)=0) PC ← PC + 2 or 3	None	1/2/3
	SBIS	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC ← PC + 2 or 3	None	1/2/3
	BRBS	s, k	Branch If Status Flag Set	If (SREG(s) = 1) then PC←PC+k + 1	None	1/2
	BRBC	s, k	Branch if Status Flag Cleared	If (SREG(s) = 0) then PC←PC+k + 1	None	1/2
	BREQ	k	Branch if Equal	if (Z = 1) then PC \leftarrow PC + k + 1	None	1/2
	BRNE	k	Branch if Not Equal	if $(Z = 0)$ then PC \leftarrow PC + k + 1	None	1/2
	BRCS	k	Branch if Carry Set	If (C = 1) then PC \leftarrow PC + k + 1	None	1/2
	BRCC	k	Branch if Carry Cleared	If (C = 0) then PC \leftarrow PC + k + 1	None	1/2
	BRSH	k	Branch if Same or Higher	If (C = 0) then PC ← PC + k + 1	None	1/2
	BRLO	k	Branch if Lower	if (C = 1) then PC ← PC + k + 1	None	1/2
	BRPL	k k	Branch if Minus Branch if Plus	If $(N = 1)$ then PC \leftarrow PC + k + 1 If $(N = 0)$ then PC \leftarrow PC + k + 1	None	1/2
	BRGE	k	Branch if Prester or Equal, Signed	If $(N \oplus V=0)$ then PC \leftarrow PC + k + 1 If $(N \oplus V=0)$ then PC \leftarrow PC + k + 1	None	1/2
	BRLT	k	Branch if Less Than Zero, Signed	if $(N \oplus V=0)$ then PC \leftarrow PC + k + 1 if $(N \oplus V=1)$ then PC \leftarrow PC + k + 1	None	1/2
	BRHS	k	Branch if Half Carry Flag Set	If $(H = 1)$ then PC \leftarrow PC + k + 1	None	1/2
	BRHC	k	Branch if Half Carry Flag Cleared	If (H = 0) then PC \leftarrow PC + k + 1	None	1/2
	BRTS	k	Branch if T Flag Set	If $(T = 1)$ then PC \leftarrow PC + k + 1	None	1/2
	BRTC	k	Branch if T Flag Cleared	if $(T = 0)$ then PC \leftarrow PC + k + 1	None	1/2
	BRVS	k	Branch if Overflow Flag is Set	if $(V = 1)$ then PC \leftarrow PC + k + 1	None	1/2
	BRVC	k	Branch if Overflow Flag is Cleared	If $(V = 0)$ then PC \leftarrow PC + k + 1	None	1/2
1	BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC ← PC + k + 1	None	1/2
	BRID	k	Branch if Interrupt Disabled	if $(1 = 0)$ then PC \leftarrow PC + k + 1	None	1/2

	bly nstruc		gramming roups	
 Arithmetic and Logic Instruct 	uctions			
 Branch Instructions (Jump 	S)			(ATMEL)
			· · ·	· · · · ·
Oata Transfer Instructions	MOV	Rd. Rr	Move Between Registers	Rd ← Br
Dit Toot Inchaster	MOVW	Rd, Rr	Copy Register Word	Rd+1:Rd ← Rr+1:Rr
 Bit and Bit Test Instruction 	LDI	Rd, K	Load Immediate	Rd ← K
	LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$
 MCU Control Instructions 	LD	Rd, X+	Load Indirect and Post-Inc.	$\operatorname{Fld} \leftarrow (X), X \leftarrow X + 1$
	LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1$, Rd $\leftarrow (X)$
	LD	Rd, Y Rd, Y+	Load Indirect Load Indirect and Post-Inc.	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$
	LD	Hu, 1+ Rd Y	Load Indirect and Pre-Dec.	$Hu \leftarrow (Y), T \leftarrow T + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$
	LDD	Rd,Y+q	Load Indirect and Pre-Dec.	$Rd \leftarrow (Y + q)$
	LD	Bd. Z	Load Indirect	Rd ← (Z)
	LD	Rd, Z+	Load Indirect and Post-Inc.	$Fid \leftarrow (Z), Z \leftarrow Z+1$
	LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $Rd \leftarrow (Z)$
	LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$
	LDS	Rd, k	Load Direct from SRAM	Rd ← (k)
	ST	X, Rr	Store Indirect	(X) ← Br
	ST ST	X+, Rr - X, Pr	Store Indirect and Post-Inc. Store Indirect and Pre-Dec.	$(X) \leftarrow \operatorname{Rr}, X \leftarrow X + 1$ $X \leftarrow X - 1, (X) \leftarrow \operatorname{Rr}$
	ST	- X, Hr Y, Br	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Hr$ (Y) $\leftarrow Br$
	ST	Y+. Br	Store Indirect and Post-Inc.	$(Y) \leftarrow Br, Y \leftarrow Y + 1$
	ST	- Y. Br	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, $(Y) \leftarrow Br$
	STD	Y+q,Br	Store Indirect with Displacement	(Y + q) ← Br
	ST	Z, Rr	Store Indirect	(Z) ← Br
	ST	Z+, Br	Store Indirect and Post-Inc.	$(Z) \leftarrow \operatorname{Rr}, Z \leftarrow Z + 1$
	ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1, (Z) \leftarrow Rr$
	STD	Z+q,Rr k. Br	Store Indirect with Displacement Store Direct to SBAM	(Z + q) ← Br
	LPM	K, HT	Load Program Memory	$(k) \leftarrow Br$ $B0 \leftarrow (Z)$
	LPM	Rd. Z	Load Program Memory	$Bd \leftarrow (Z)$
	LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z+1$
	ELPM		Extended Load Program Memory	$R0 \leftarrow (RAMPZ:Z)$
	ELPM	Rd, Z	Extended Load Program Memory	$Rd \leftarrow (RAMPZ:Z)$
	ELPM	Rd, Z+	Extended Load Program Memory and Post-Inc	$Rd \leftarrow (RAMPZ:Z), RAMPZ:Z \leftarrow RAMPZ:Z+1$
	SPM	1	Store Program Memory	(Z) ← R1:R0
	IN	Rd, P	In Port	Rd ← P
	OUT	P, Br	OutPort	P ← Br
	PUSH	Br Bd	Push Register on Stack Pop Register from Stack	STACK ← Rr Rd ← STACK

	Ass		oly Programmin struction Groups	g	
•Arithmetic •Branch In •D ata Trar •Bit and Bi •MC U Cor	structions	s (Jump: uctions struction	5)		
	DIT AND DIT 1	EST INSTRUCTIONS			ATMEL)
	SBI	P.b	Set Bit in I/O Register I/O(P,b) ← 1	None	2
	CBI	P.b	Clear Bit in VO Register VO(P,b) ← 0		
				None	2
	LSL	Rd	Logical Shift Left Rd(n), Rd(0) ← 0		2
				- 0 Z,C,N,V	
	LSL	Rd	Logical Shift Left Rd(n+1) ← Rd(n), Rd(0) ←	- 0 Z,C,N,V - 0 Z,C,N,V	1
	LSL LSR	Rd Rd	Logical Shift Left Rd(n+1) ← Rd(n), Rd(0) ← Logical Shift Right Rd(n) ← Rd(n+1), Rd(7) ←	- 0 Z,C,N,V - 0 Z,C,N,V),C←Rd(7) Z,C,N,V	1
	LSL LSR ROL	Rd Rd Rd	Logical Shift Left Rd(n+1) ← Rd(n), Rd(0) ← Logical Shift Right Rd(n) ← Rd(n+1), Rd(7) ← Rotate Left Through Carry Rd(0)←C, Rd(n+1)← Rd(n)	- 0 Z,C,N,V - 0 Z,C,N,V),C←Rd(7) Z,C,N,V	1 1 1
	LSL LSR ROL ROR	Rd Rd Rd Rd	Logical Shift Left Rd(n+1) ← Rd(n), Rd(0) + Logical Shift Right Rd(n) ← Rd(n+1), Rd(7) + Rotate Left Trough Carry Rd(7) ← Rd(n+1) ← Rd(n+1) + Rotate Right Through Carry Rd(7) ← C, Rd(n+1) ← Rd(n+1) ←	- 0 Z,C,N,V - 0 Z,C,N,V),C←Rd(7) Z,C,N,V),C←Rd(0) Z,C,N,V Z,C,N,V	1 1 1 1
	LSL LSR ROL ROR ASR SWAP BSET	Rd Rd Rd Rd Rd Rd	Logidi Sim Lett Bith Lett	-0 Z,C,N,V -0 Z,C,N,V),C←H0(7) Z,C,N,V),C←H0(0) Z,C,N,V Z,C,N,V Z,C,N,V))←Rd(30) None SREG(s)	1 1 1 1 1
	LSL LSR ROR ASR SWAP BSET BCLR	Rd Rd Rd Rd Rd Rd Rd S S	Logical SIM: Let Right - Right, and Logical SIM: Let Right - Right, and Logical SIM: Right Right - Right, and Robits Right - Right, and Robits Right - Right, and Robits Right - Right, and Swept Notices Right, - R	-0 Z.C.N.V -0 Z.C.N.V),C←Rd(7) Z.C.N.V),C←Rd(0) Z.C.N.V I),←Rd(0) Z.C.N.V I),←Rd(3.0) None SREG(s) SREG(s)	1 1 1 1 1 1 1 1
	LSL LSR ROL ROR ASR SWAP BSET BCLR BST	Rd Rd Rd Rd Rd Rd S S Rr, b	Logical SITL Left Right - H - Rolin, Rolin, L - Rolin, Rolin, L - Rolin, Rolin, L - Rolin, Logical SITL Right Logical SITL Right Rolin, - Rolin, H, Rolin, - Rolin	-0 Z,C,N,V -0 Z,C,N,V),C+Rd(0) Z,C,N,V ,C,C+Rd(0) Z,C,N,V Z,C,N,V +Rd(30) None SREG(6) SREG(6) T	1 1 1 1 1 1 1 1 1 1 1 1 1
	LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD	Rd Rd Rd Rd Rd Rd Rd S S	Logical SIM Left Right - H, BR(h), B(0) - L, BR(h), B(0) - Right, B(h) - Righ, B(h) - Right, B(h) - Right, B(h) - Right, B(h) - Ri	-0 Z.C.N.V -0 Z.C.N.V ,Qc=Rd(7) Z.C.N.V ,Qc=Rd(0) Z.C.N.V Z.C.N.V +Rd(30) None SREG(6) T None None	1 1 1 1 1 1 1 1 1 1 1 1 1 1
	LSL LSR ROL ROR SWAP BSET BCLR BST BLD SEC	Rd Rd Rd Rd Rd Rd S S Rr, b	Logical SIML Left R0(m) + 1 R0(m) + 1 R0(m) + 20(m)	-0 Z.C.N.V -0 Z.C.N.V),Ce−Rd(0) Z.C.N.V J,Ce−Rd(0) Z.C.N.V Z.C.N.V J,Ce−Rd(0, Z.C.N.V SFREG(a) SFREG(a) T None C	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC	Rd Rd Rd Rd Rd Rd S S Rr, b	Logical SIM: Left Right - Holin, Holin, - Right,	-0 Z C N V -0 Z C N,V ,CRd(7) Z C N,V ,CRd(9) Z C N,V Z C N,V Z C N,V Z C N,V SRE0(6) T None C C	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	LSL LSR ROL ASR SWAP BSET BCLR BST BLD SEC CLC SEN	Rd Rd Rd Rd Rd Rd S S Rr, b	Logical SIML Left R0(1) + 1	0 2 C,N V 0 2 C,N V 1,C−R437 2 C,N V 1,C−R430 2 C,N V 1,C−R430 2 C,N V 0,F−R43.0 None SRE50(a) T None C C C N	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	LSL LSR ROL ASR SWAP 85T 85T 85T 85T 85T 85T 85T 85T 85T 85T	Rd Rd Rd Rd Rd Rd S S Rr, b	Logical SIM: Left Right - H, BR(h), B(2), Logical SIM: Right Right - H, BR(h), B(2), Logical SIM: Right Logical SIM: Right Right - Right, H, B(2), E(2), Right Right - Right, H, B(2), E(2), Right Polatie Right Trough Carry Right - C, Right, B(2), B(2), Right Right - C, Right, B(2), B(2), Right Polatie Right Trough Carry Right - Right, B(2), B(2), Right Right - Right, B(2), Right Simple NiteBase Right, B(2), Rin	-0 Z C, N V -0 Z C, N V)Ci-Hq0 Z C, N V)Ci-Hq0 Z C, N V Z C, N V Z C, N V Z C, N V SREC(a) SREC(a) SREC(b) C C C N None	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	LSL LSR ROL ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ	Rd Rd Rd Rd Rd Rd S S Rr, b	Logical SIM Lett Right - Right, - R	- 0 Z C, N V C - R V Z C, N V C - R V Z C, N V C - R V Z C, N V Z C, N V Z C, N V R - R V Z C, N V S - R C (a) S - R C (a) S - R C (a) C C V N C C N C C N N C C N N Z C N V Z C N V S - R C (a) S - R C (a) N C C C N N Z C N V S - R C (a) S - R C (a)	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	LSL LSR ROL ROR ASR SWAP BSET BCLR BLD SEC CLR SEN CLN SEZ CLZ	Rd Rd Rd Rd Rd Rd S S Rr, b	Logical SIM: Left Right - H, BR(h), B(2), Logical SIM: Right Right - H, BR(h), B(2), Logical SIM: Right Logical SIM: Left Right - Right Right - Right, H, B(2), E(2), Right Robite Right Trough Carry Right - C, Right, B(2), B(2), Right Right - C, Right, B(2), B(2), Right Robite Right Trough Carry Right - C, Right, B(2), B(2), Right Right - Right, B(2), B(2), Right Attimute SIM: Right Right - Right, Right Right - Right, Right Flag Giat SREG(6) - 1 Fill S(2), Right - Right, Right Bill Stact from T Ringhter to T T - Right) T - Right) Sill Carly C - 1 Colar Logithty Filig Colar Magnitive Filig N - 1 Colar Logithty Filig Set Carly C - 0 Set Strop Filig X - 1 Set Carly Z - 1 Colar V Right Filig X - 1	-0 Z C, N V -0 Z C, N V)Ci-Hq0 Z C, N V)Ci-Hq0 Z C, N V Z C, N V Z C, N V Z C, N V SREG(a) SREG(a) SREG(b) C C C None C C N None Z Z	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	LSL LSR ROL ROR SOR SORT BSET BCLR BLD SEC CLN SEZ CLZ SEI	Rd Rd Rd Rd Rd Rd S S Rr, b	Logical SIM Left Right - Right, - R	- 0 Z C, N V C - R V Z C, N V C - R V Z C, N V C - R V Z C, N V Z C, N V Z C, N V R - R V Z C, N V S - R C (a) S - R C (a) S - R C (a) C C V N C C N C C N N C C N N Z C N V Z C N V S - R C (a) S - R C (a) N C C C N N Z C N V S - R C (a) S - R C (a)	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	LSL LSR POL POR ASR SWAP BSET BCL BLD SEC CLC SEN CL SEZ CLZ SEI CL	Rd Rd Rd Rd Rd Rd S S Rr, b	Logical SIM Left Right - H - Right, Rolp, C. Logical SIM Left Right - Right, H. Logical SIM Left Right - Right, H. Logical SIM Left Right - Right, H. Robite Right Trough Carry Right - C. Right, H. Polate Right Trough Carry Right - C. Right, H. Attimute SIM Right Right - Right, H. Marking Carry Right, - Right, J. Sile Load Ton T & Te-Right Right - C. Sile Load Ton T & Right - T T - Right, J. Sile Load Ton T & Right - C. Right - C. Sile Load Ton T & Right - T Sile Carry C - 1 Colar Angeline Flag Sile Carry C - 0 Sile Sile Right - Rig	-0 Z C, N V -0 Z C, N V JC-H6(7) Z C, N V JC-H6(7) Z C, N V Z C, N V Z C, N V Z C, N V SREG(a) SREG(a) SREG(b) C C C N None C C N N Z I I I I I I	
	LSL LSR ROL ROR ASR SWAP BSET BLD SEC CL CL SEL	Rd Rd Rd Rd Rd Rd S S Rr, b	Logical SIM Left Right - H, RDIN, R0(2) Logical SIM Left Right - Righ - Right - Right - Right - Righ - Right - Right - Ri	-0 Z C, N V C -0 Z C, N V C -R47 Z C, N V C -R47 Z C, N V Z C, N V Z C, N V C -R450 SREG(a) SREG(a) SREG(b) SREG(b) R450 None C C C None SREG(b) SREG(b) SREG(b) None C C C C C C C C C C C C C	
	LSL LSR POL POR ASR SWAP BSET BCL BLD SEC CLC SEN CL SEZ CLZ SEI CL	Rd Rd Rd Rd Rd Rd S S Rr, b	Logical SIM Left Right - H - Right, Rolp, C. Logical SIM Left Right - Right, H. Logical SIM Left Right - Right, H. Logical SIM Left Right - Right, H. Robite Right Trough Carry Right - Right, H. Robite Right Trough Carry Right - Right, H. Attimute SIM Right Right - Right, H. Marking Carry Right, - Right, R. Status Carry C = 1 Status Fig N = 0 Status Carry C - 0 <	-0 Z C, N V -0 Z C, N V JC-H6(7) Z C, N V JC-H6(7) Z C, N V Z C, N V Z C, N V Z C, N V SREG(a) SREG(a) SREG(b) C C C N None C C N N Z I I I I I I	
	LBL LSR ROL ROR ASR SWAP BSET BSET BCL BSE CLC SEN CLC SEN CLN SES CLS SES CLS	Rd Rd Rd Rd Rd Rd S S Rr, b	Logical SIM Left Right - H - Right, Rolp, C. Logical SIM Left Right - Right, H. Logical SIM Left Right - Right, H. Logical SIM Left Right - Right, H. Robite Right Trough Carry Right - Right, H. Robite Right Trough Carry Right - Right, H. Attimute SIM Right Right - Right, H. Marking Carry Right, - Right, R. Status Carry C = 1 Status Fig N = 0 Status Carry C - 0 <	-0 Z C, N V -0 Z C, N V JC-H630 Z C, N V JC-H630 Z C, N V Z C, N V Z C, N V Z C, N V Z C, N V SREG(a) SREG(a) SREG(b) C C None C C N None Z I I S S S S S S S S S S S S S	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	LBL LSR ROL ROR ASR SWAP BSET BCLR BC GLR SEC QL QL SE SE	Rd Rd Rd Rd Rd Rd S S Rr, b	Logial 3HT Left RB(H) - B(R), B(Q) Logial 3HT Left RB(H) - RB(H), I, B(Q) Logial 3HT Left RB(H) - RB(H), I, B(Q) Robits RB(T Rough Carry RB(H) - RB(H), I, B(Q) Robits RB(T Rough Carry RB(H) - RB(H), I, B(Q) Notatin RB(T Rough Carry RB(H) - RB(H), I, B(Q) Attimuted SHT RB(H) RB(H) - RB(H), I, B(Q) Mithods SHT RB(H) RB(H) - RB(H), I, B(Q) RB(S Bat SREGN) - 1 FB(Q Caar SREGN) - 0 BI State from Register to T T - R(h) BI State from To Register RB(H) - 0 SREGNN C - 1 Carry C - 1 Set Carry C - 1 Carr RB(D) C - 0<	-0 Z C, N V 0 Z C, N V)C-R470 Z C, N V)C-R470 Z C, N V Z C, N V Z C, N V Z C, N V A SREC(a) SREC(a) SREC(b) SREC(b) SREC(c) C C C C C C C C C Z Z I I I S S V V	
	LBL LSR ROL ROR ASR SWAP BSET BSET BLD BEC CLC SEN CLC SEN CL SES CLS SES CLS CLS CLS CLS CLS CLS CLS CLS CLS CL	Rd Rd Rd Rd Rd Rd S S Rr, b	Logical SIM Left Right - H - Right, Rolp, C. Logical SIM Left Right - Right, H. Logical SIM Left Right - Right, H. Logical SIM Left Right - Right, H. Robite Right Trough Carry Right - Right, H. Robite Right Trough Carry Right - Right, H. Attimute SIM Right Right - Right, H. Market SIM Right Right - Right, H. Market SIM Right Right - Right, H. Simp Ribbles Right, - Right, A. Flag Cae SREGIN, - L Simp Ribbles Right, - Right, A. Simp Ribbles Right, -	-0 Z C, N V 20 Z C, N V 10-H3(7) Z C, N V 10-H3(7) Z C, N V Z C, N V Z C, N V Z C, N V Z C, N V SREG(a) SREG(a) SREG(b) C C C N None C C N N Z Z I I S S V V	
	LBL LSR ROL ROR ASR SWAP BSET BCL BC BC GCR SGR GCR SGR GC CL SSE CL SSE SSE SSE SSE SSE SST	Rd Rd Rd Rd Rd Rd S S Rr, b	Logial SIM Left RBIN L + RBIN, RBQ + RBIN + RBIN, HBQ + RBIN + RBIN, HBQ + RBIN +	-0 Z C, N V 0 Z C, N V)C-R430 Z C, N V)C-R430 Z C, N V Z C, N V Z C, N V Z C, N V SREC(a) SREC(a) SREC(b) SREC(b) SREC(c) C C C C C C C C C C C Z Z Z Z Z Z Z Z Z Z Z Z Z	







```
      Assembly Programming

      Labels

      A label is usually an address identifier in programming language


      Examples:


      var1: .BYTE 1 ; reserve 1 byte to var1


      table: .BYTE tab_size ; reserve tab_size bytes


      label: .EQU var1=100 ; Set var1 to 100


      test: rjmp test ; Infinite loop
```











Assembly Programming

The Assembler supports a number of directives. The directives <u>are not</u> translated directly into opcodes. Instead, they are used to adjust the location of the program in memory, define macros, initialize memory and so on. An overview of the directives is given in the following table.

(AVRStudio Tools User Guide)

Directive	Description
BYTE	Reserve byte to a variable
CSEG	Code Segment
CSEGSIZE	EProgram memory size
DB	Define constant byte(s)
DEF	Define a symbolic name on a register
DEVICE	Define which device to assemble for
DSEG	Data Segment
DW	Define Constant word(s)
ENDM	End macro
EQU	Set a symbol equal to an expression
ESEG	EEPROM Segment
EXIT	Exit from file
INCLUDE	Read source from another file
LIST	Turn listfile generation on
LISTMAC	Turn Macro expansion in list file on
MACRO	Begin macro
NOLIST	Turn listfile generation off
ORG	Set program origin
SET	Set a symbol to an expression

